& sign off domain with exposure to 20nm & below foundry process nodes (3) Experience with EDA tools in the IC digital sign-off flow, preferably on Cadence EDI, ETS and Signoff tools. (4) Experience in Physical Synthesis and timing closure...
↧